CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Research
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Development
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Solutions
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Calendar/Hardware-efficient machine learning: Designing across the algorithm-architecture-circuit stack

Hardware-efficient machine learning: Designing across the algorithm-architecture-circuit stack

17 - 19 March 2020 | imec, Leuven, BE

This event is cancelled.

About the course

Machine Learning is rapidly gaining importance. Due to the advance in computational power more and more applications for machine learning and deep learning systems are becoming reality and are increasingly deployed into embedded, resource-constrained devices. This puts stringent requirements on electronic and integrated system design. In this course we will focus on the hardware-efficient implementation of machine learning, more specifically deep neural networks. It will become clear that a truly efficient design must be, optimized across the complete algorithmic / architecture / circuit level design space. The course will go in depth on all these aspects.

Course Objectives

In this 3-day program the participant will learn about:

  • Deep learning concepts and algorithm-driven efficiency enhancement techniques
  • Digital processor and datapath architectures for neural network execution
  • Exploiting mixed-signal processing for machine learning
  • Exploiting in-memory computations and emerging memory devices for machine learning
  • Cross-layer dataflow and scheduling optimizations across algorithms - architecture - circuits

Who should attend?

Engineers, IC designers and engineering managers who are interested in the hardware implementation of machine learning and deep learning systems should follow this course. Furthermore, this course is of great interest to people who work on the software implementation of machine learning and artificial intelligence algorithms, and want to understand the implications of algorithmic choices within a complete embedded system.

Speakers:

Prof. Marian Verhelst, KU Leuven, Belgium
Prof. Boris Murmann, Stanford, USA

Register here

This website uses cookies for analytics purposes only without any commercial intent. Find out more here. Our privacy statement can be found here. Some content (videos, iframes, forms,...) on this website will only appear when you have accepted the cookies.