CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Research
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Development
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Solutions
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Job opportunities/3D circuit-technology co-exploration of convolutional neural networks

3D circuit-technology co-exploration of convolutional neural networks

PhD - Leuven | More than two weeks ago

Convolutional and Deep Neural Networks have received much attention and investment from the research community as well as industry in recent years but a strong push exists towards reducing the cost and especially energy-efficiency which requires pushing the boundaries of classical architecture design paradigms and to co-optimize them together with circuit design and technology implementation
Convolutional and Deep Neural Networks have received much attention and investment from the research community as well as industry in recent years owing to the highly accurate performance in certain classes of machine perception tasks. This coupled with the ever-increasing demand for smart systems is driving the need for continuous improvement in performance while requiring the technology to be cheaper and energy-efficient and thus
more widely available in portable/nomadic applications.

A large part of these advancements have relied on the improvement of computing hardware over the last few decades and the majority of CNN/DNNs today run on high-performance computing platforms, like multi-core CPUs and GPUs. However a push exists towards reducing the cost and especially energy-efficiency. This has given rise to a new and interesting research problems that require pushing the boundaries of classical architecture design paradigms and to co-optimize them together with circuit design and technology implementation.

In this PhD proposal we want to go into this architecture-circuit-technology co-optimisation direction.  A pipelined data-flow scheme which eliminates the need for costly local (SRAM) memory accesses during the tensor convolution execution will be used as basis. But many ways exist to project that data-flow into a cost/energy-effective architecture and circuit. We want to explore that broad search space for the context of (3+1)-D convolutions. We also want to exploit emerging technology options which support effective use of the 3rd scaling dimension.  That will enable potentially strong gains in the interconnections which typically dominate the realisation of large processing networks like CNN/DNNs.


Required background: Electrical Engineering

Type of work: 30% architecture design, 40% circuit design, 30% implementation and simulation

Supervisor: Marian Verhelst

Daily advisor: Marian Verhelst

The reference code for this position is 2021-063. Mention this reference code on your application form.

This website uses cookies for analytics purposes only without any commercial intent. Find out more here. Our privacy statement can be found here. Some content (videos, iframes, forms,...) on this website will only appear when you have accepted the cookies.