/Active backside devices for CMOS technologies

Active backside devices for CMOS technologies

Leuven | More than two weeks ago

Uncovering the potential of the backside of the wafer

The introduction of a backside power delivery network drastically improves the power and performance of an IC design. However, it also allows new opportunities for further improvements. Due to the wide free area on the backside, active devices could be added to optimize power/performance and/or functionality. In this work, we want to analyse the feasibility of such concept by considering a selection of the best candidate materials for active backside devices, as well as the area requirements and implications on the power delivery network.



Type of project: Thesis, Internship, Combination of internship and thesis

Duration: 6 months

Required degree: Master of Engineering Technology, Master of Engineering Science

Required background: Electrotechnics/Electrical Engineering

Supervising scientist(s): For further information or for application, please contact: Gioele Mirabelli (Gioele.Mirabelli@imec.be)

Imec allowance will be provided.

Who we are
Accept marketing-cookies to view this content.
Cookie settings
imec's cleanroom
Accept marketing-cookies to view this content.
Cookie settings

Send this job to your email