CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Job opportunities/Characterization and development of spin torque memory for cache applications

Characterization and development of spin torque memory for cache applications

Master projects/internships - Leuven | More than two weeks ago

Electrical and magnetic characterization of best-in-class MRAM devices targeted for LLC applications

Spin torque-driven magnetic memories (ST-MRAM) are considered to be one of the most promising non-volatile memory technologies that can serve as an alternative to conventional CMOS-based memory technologies (SRAM, DRAM,..). The most common sub-flavour of this group of magnetic memories is known as STT-MRAM (Spin transfer torque-MRAM), and is targeted for a wide range of embedded applications, such as Last Level Cache (LLC). However, to ensure full commercialization of this tech, solving some of the last frontier challenges remain such as backhopping, process-induced damage modelling, lowering switching energy, etc. In this internship+thesis, the student will work with the supervising scientist in identifying the root causes for the existing bottlenecks by design experiments and/or MRAM material stacks for detailed electrical and magnetic characterization. The end result will be to propose material innovations that overcome said bottlenecks and achieve targeted product technology specifications.

Type of project: Combination of internship and thesis

Supervising scientist: For more information on the project or for sending in your application contact Siddharth Rao (