CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Job opportunities/Design Space Exploration for High Performance AIMC Based Accelerator

Design Space Exploration for High Performance AIMC Based Accelerator

Research & development - Leuven | More than two weeks ago

Explore the impact of imec's technology solutions for high performance AIMC based Inference accelerator.

Design Space Exploration for High Performance AIMC Based Accelerator


Debjyoti Bhattacharjee, Peter Debacker, Arindam Mallik


With the massive growth in size of neural networks, energy consumption of neural network inference has also risen. From a computation perspective, quantization techniques are used widely for lowering computational complexity. From the hardware perspective, analog-in-memory computing (AiMC) based solutions have grown popular in recent years. AiMC based solutions have extremely high energy efficiency of the order of 1000Tops/W.


The performance of an accelerator is heavily dependent on the choice of design parameters as well the technology parameters. Given the wide range of choices available for these parameters, it becomes imperative to systematically determine which design parameters have the highest impact overall accelerator efficiency.


The specific goals of this project are as follows:

  1. Use a proprietary design space exploration framework to perform a sensitivity analysis of the design parameters.
  2. Report the results for neural network workload from MLPerf benchmarks.
  3. Benchmark the results against existing state-of-the-art neural network accelerators.





Mandatory: Computer Architecture, Python, familiarity with deep neural networks.

Optional: Pytorch, Familiarity with NN Accelerators

Type of project: Internship, Thesis

Duration: 6 months

Required degree: Master of Engineering Technology, Master of Science, Master of Engineering Science

Required background: Computer Science, Electrotechnics/Electrical Engineering

Supervising scientist(s): For further information or for application, please contact: Debjyoti Bhattacharjee ( and Peter Debacker ( and Arindam Mallik (

Imec allowance will be provided for students studying at a non-Belgian university.