CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Research
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Development
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Solutions
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Job opportunities/Machine Learning based computational lithography (OPC, DFM)

Machine Learning based computational lithography (OPC, DFM)

Master projects/internships - Leuven | More than two weeks ago

Machine Learning based computational lithography (OPC, DFM)

As the semiconductor scaling continues from a technology node to another node to follow Moore's law, computational jobs such as big data handling, data processing have become intensive to carry out with introduction of more data and models for predicting the chip manufacturability. 'Big Data' usually refers to data volumes that are so large that traditional data processing applications are inadequate, which exactly represents current computational lithography. In consequence, increased risk with increased ramp-up time from research to high volume manufacturing has been pointed out as risk as well as risks.
The student will learn conventional computational lithography flow and work toward developing and applying  "Machine learning" and optimization algorithms with a goal to 1) reduce number of iteration, 2) reduce computational resource and 3) optimize/minimize DOE  to shorten turn-around-time (TAT) in early develop and yield ramp up in Semiconductor manufacturing. Machine learning and optimization may include study of:

  1. Pattern recognition (layout pixilation), Pattern extraction, Classification
  2. Machine learning Modeling - training using optimization algorithm. Optimization incorporates mathematical and statistical concepts (effect, global/local min. search algorithm), or a new concept
  3. OPC: run optimized set across chip, DFM: Design DOE based on output
  4. Data analytics

 

Required background: Knowledge in program language and UNIX (or linux) is a plus. Interest in Machine learning, and optimization theory is required. This project suits students from electrical engineering, computer science or mathematics.

Type of work: 50% for preparation and execution of experiments, 30% for data analysis, 20% for literature study.

Type of Project: Combination of internship and thesis

Master's degree: Master of Science

Master program: Electrotechnics/Electrical Engineering

Supervising scientist: For further information or for application, please contactRyan Ryoung-han Kim (Ryan.Ryoung.han.Kim@imec.be).

 

This website uses cookies for analytics purposes only without any commercial intent. Find out more here. Our privacy statement can be found here. Some content (videos, iframes, forms,...) on this website will only appear when you have accepted the cookies.