CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Job opportunities/Post-Doc – 3D Stacked-Memory Architectures for Deep Learning Workloads

Post-Doc – 3D Stacked-Memory Architectures for Deep Learning Workloads

Engineering - Berkeley | More than two weeks ago

Post-Doc – 3D Stacked-Memory Architectures for Deep Learning Workloads

Is it you we're looking for?

Are you a highly motivated researcher who has recently completed, or will soon complete, a PhD program at a top university in a relevant subject like Electrical or Computer Engineering? Do you aim to work in a diverse research environment among some of the world's leading researchers? Are you an excellent communicator who thrives on a multi-disciplinary team? If so, keep reading. 

Imec USA is looking for a Post-Doc for an exciting project evaluating how introduction of 3D stacking between CMOS logic and SRAM array could be leveraged for energy efficient Deep Learning. This position is based at our latest research center located in Berkeley, California. 

Here's what you'll do:

  • Design space exploration leveraging stacked-memory architectures for deep-learning applications
  • Develop building blocks and parameterized generators for various logic, memory and interconnect modules for use in 3-D stacked memory architecture.
  • Develop parasitic-aware simulation models for 3D interconnects.
  • Develop a simulation and verification framework, and use it to evaluate performance, energy, area/volume metrics for various candidate architectures.

Key Qualifications

Recently completed or about to graduate from a PhD program in a top university in a relevant discipline such as Electrical or Computer Engineering.  

Experience with: 

  • Developing custom logic, memory and interconnect modules in CMOS technologies.
  • Developing parasitic-aware simulation models for 3D interconnects.
  • Design experience with Verilog, and proficiency in scripting languages such as Python.
  • Experience with various industry-standard EDA tools like Cadence and Synopsys. 
  • Good grasp of various computing architectures and machine learning algorithms.
  • Experience with system architecture modeling and research.

Experience in:

  • Working in R&D environments with successful publications at top IC Design conferences. 
  • Can present your research effectively at conferences and in other technical forums.  
  • Highly motivated to work in a research environment.
  • Excellent communication skills and ability to work in a multidisciplinary team.

About imec

Imec is a world-leading research and innovation hub in nanoelectronics and digital technologies. We leverage our world-class infrastructure and global ecosystem of partners across diverse industries to enable groundbreaking innovation in application domains, including healthcare, smart cities, mobility, logistics, manufacturing, and energy.  

Imec USA, Nanoelectronics Design Center is an R&D center facilitating collaboration between imec’s Belgian headquarters and U.S.-based semiconductor and system companies, universities, and research institutes. This opportunity is based at our newest research center in Berkeley, led by long-term technology pioneer and visionary Jan Rabaey. Here, we dive into mid-to-long-term outcomes of technological evolutions. We are currently focusing on developing novel architectures for machine learning and artificial intelligence and system technology co-optimization exploration.  

At imec, we believe that talent grows technology, and technology grows talent. Our informal and progressive working environment offers a range of possibilities to take the initiative and grow in responsibility.  

This is imec, find your place in it.  

It is the policy of imec to provide equal employment opportunities to all employees and employment applicants without regard to unlawful considerations of race, religion, color, national origin, ancestry, sex, sexual orientation, gender, gender identity or expression, genetic information, age, disability, medical condition, marital status, military or veteran status or any other classification protected by applicable local, state or federal laws. This policy applies to all aspects of employment, including, but not limited to, hiring, job assignment, compensation, promotion, benefits, training, discipline and termination. Reasonable accommodations of disability and religion are available for qualified individuals, upon request, provided that such accommodation does not present an undue hardship to imec.