CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Research
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Development
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Solutions
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Job opportunities/Study of switching dynamics and failure mechanisms in state-of-the-art SOT-MRAM

Study of switching dynamics and failure mechanisms in state-of-the-art SOT-MRAM

PhD - Leuven | More than two weeks ago

Pave the way for next generation magnetic memories 

Background
Magnetic material-based memories are an emerging class of devices promising non-volatility, high-speed and low power. The first generation of memory devices, known as Spin Transfer Torque (STT) magnetic random-access memory (MRAM), are about to hit large scale production for embedded memory replacement. With a view towards second generation and later MRAM, our team is working on alternative switching mechanisms of which Spin-Orbit-Torque (SOT) and Voltage Control of Magnetic Anisotropy (VCMA) are the most promising.
 
State-of-the-art and challenges
Switching speeds in the order of nanoseconds are obtained in these devices. The typical used simplified models, like the macrospin model, do not apply to these systems. There is a need for in depth characterization of the switching dynamics with time resolved measurements. Studies of when, but also why, switching failures occur are imperative for the development of these memories. Besides the typical write error rates (WER) the MRAM devices have other failure mechanism observed at high stress currents. It is expected that the self-heating significantly impacts the switching dynamics and failure mechanisms. Accurate thermal simulations and at temperature measurements are key to make a reliable characterization.
 
Experimental details & Methodology
To develop MRAM devices, imec uses a dedicated 300-mm wafer platform in its state-of-the-art cleanroom. The PhD candidate will take part in the characterization of these new types of devices. He/She will develop a measurement method to accurately study switching dynamics in sub-nanosecond range. This will be done in collaboration with the MRAM devices group and supervised by Simon Van Beek. In parallel, micromagnetic modelling (OOMMF, mumax) can be performed to study the switching dynamics. For data analysis and modelling, basic knowledge on programming in Python can be helpful. For modelling of the failure mechanisms, the PhD candidate can also rely on the support of the reliability expertise center within imec.


Required background: Electrical engineering, Physics  

Type of work: 60% experimental, 30% modelling, 10% literature 

Supervisor: Jo De Boeck

Co-supervisor: Ingrid De Wolf 

Daily advisor: Simon Van Beek

The reference code for this position is 2021-138. Mention this reference code on your application form.