CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
/Calendar/Angeltech virtual event

Angeltech virtual event

April 12, 2021 | Online

Connecting the compound semicondcutor, silicon semiconductor and photonic integrated circuits communities


Amin Abbasi, Business Development Manager
Unleashing the power of silicon nitride photonics

Silicon nitride (SiN) photonics is getting more and more attention due to its transparency window from visible to SWIR (short-wavelength infrared), high-power handling and most importantly its extremely low propagation loss. It is the ideal platform for photonic integrated circuit (PIC) applications such as lidar, gas sensing, bio-spectroscopy and communication. And for uses in the quantum domain such as quantum key distribution (QKD), quantum computing and quantum sensing. Yet the development of SiN photonic ICs is still far from a routine workflow. In this talk we will explore how to overcome the hurdles on the road to dedicated photonic chip design, manufacturing and prototyping.

Geert Hellings, Program Manager for the Logic Insite Program
From Design to System-Technology Co-Optimization for CMOS

Scaling CMOS can only be enabled with fundamental architecture innovations both at device level as well at the SoC level. At the device level we see the track height scaling trend continue, fueled by novel devices such as Forksheet and its extension to VHV, CFET and 2D channel devices. In parallel, system-level innovations leading to memory partitioning and backside interconnect are needed to maintain SoC scaling.

Discover more