CMOS and beyond CMOS
Discover why imec is the premier R&D center for advanced logic & memory devices. anced logic & memory devices.
Connected health solutions
Explore the technologies that will power tomorrow’s wearable, implantable, ingestible and non-contact devices.
Life sciences
See how imec brings the power of chip technology to the world of healthcare.
Sensor solutions for IoT
Dive into innovative solutions for sensor networks, high speed networks and sensor technologies.
Artificial intelligence
Explore the possibilities and technologies of AI.
More expertises
Discover all our expertises.
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Build on our expertise for the design, prototyping and low-volume manufacturing of your innovative nanotech components and products.
Use one of imec’s mature technologies for groundbreaking applications across a multitude of industries such as healthcare, agriculture and Industry 4.0.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.

Scalable C-programmable VLIW DSP processor

Scalable C-programmable VLIW DSP processor in 28nm with a commercial tool-chain, ideal for wireless standards, eg LTE Cat4, IEEE802.11n/ac and DVB.

Macro Name  Flexible and highly efficient DSP processor for wireless baseband processing
Type Soft IP
Short Description(max 128 characters)  Scalable C-programmable VLIW DSP processor in 28nm with a commercial toolchain is ideal for wireless standards, eg LTE Cat4, IEEE802.11n/ac and DVB. 
Extra description (optional) Imec offers a whitebox license to its flexible and highly efficient DSP processor (branded BOT) for wireless baseband processing. This processor is C-programmable with customizable instruction set, and comes with a commercial compilation and debug tool chain with support. This 28nm CMOS DSP (a 40 nm version is also available) is developed to meet and exceed the high throughput and low power consumption requirements of the latest wireless standards, such as LTE Cat4 (Cat5 for multi-core DSP), connectivity standards such as WLAN IEEE802.11n and 11ac and others such as DVB. The scalable architecture allows for flexibility at design time as well as at run time, supporting many algorithms, modes and throughput, easy to adapt and extend. Extra and/or customized instructions can be added easily to the core. Compiler, RTL code and SystemC models are automatically regenerated when changes are made to the model or instruction set. This DSP uses a 10-issue slot VLIW design with 32-bit scalar slots and 256-bit vector slots, using a 16-bit fixed point implementation, with parallelism both for instruction and data level. 
Market category Communications
Possible applications & standards baseband processors for wireless communication
Primary Category  Digital Core IP:Processors:VLIW
Node / process 28nm HPM digital CMOS
Foundry  TSMC
Maturity  RTL ready up till place&route ; no silicon prototypes ; hence whitebox license
Leaflet or datasheet URL  
Number of equivalent nand2 gates(for Soft IP only) 700k (core only, 28nm HPM)
Power (uW/MHz) 120 uW/MHz (@0.9V, 28nm HPM, avg.)
Constant Power (mW) 25 mW avg. (400MHz, @0.9V, avg. LTE Cat4 slot~7 symbols=0.5ms)
Constant Leakage Power (uW) 1.3 mW (@0.9V, 28nm HPM)
  • Flexible power efficient DSP micro-core processor for wireless based band processing
  • Targets WLAN and LTE (LTE Cat4 instance available in 28nm CMOS), the architecture is WLAN 802.11n and 11ac ready
  • C-programmable with customizable instruction set
  • Templatized model with design time parameters defining the instance, and instructions selectable per functional unit
  • High performance operation with instruction level parallelism (ILP) VLIW design and data level parallellism (DLP) for the vector units
  • The 10-issue slot VLIW design includes 32-bit scalar units and 256-bit vector units
  • C-programmable with commercial compiler and debugger support
  • Ready for implementation in deeply scaled technology, such as 28nm CMOS
  • Minimal program memory footprint with optimized instruction format and instruction compression
  • 16-bit fixed point implementation
  • whitebox IP license with technology transfer training and support