/Comprehensive Analysis of Random Telegraph Signal Noise (RTN) Using a Physics-Informed Machine Learning Framework on Advanced 3-demensional NAND Memory Devices

Comprehensive Analysis of Random Telegraph Signal Noise (RTN) Using a Physics-Informed Machine Learning Framework on Advanced 3-demensional NAND Memory Devices

Master projects/internships - Leuven | More than two weeks ago

Discover hands-on how a single defect in a material can influence the reliability of advanced memory devices

Project description:

This project aims at measuring and analysing random telegraph signal noise (RTN) on advanced 3-dimensional memory devices by using a recently developed physics-informed machine learning framework.

RTN, caused by discrete charge trapping and de-trapping in defects inside the material, is one of the measured reliability issues on scaled devices since the amplitude of the RTN increases with decreasing device areas.  However, RTN generated by multiple defects creates very complex data, resulting in difficulties of systematic and comprehensive analysis.

Recently, imec developed a physics-informed machine learning framework based on a Bayesian-based algorithm together with affinity propagation clustering, which can efficiently and accurately analyse complex RTN data with multiple traps. In addition to the novel analysis framework, imec has developed advanced measurement methodologies and statistical analysis techniques to extract, interpret and understand the reliability physics reflecting in RTN phenomena.

This project provides opportunities and experiences to learn the physics-informed machine learning framework, advanced electrical measurements methodologies, and statistical analysis techniques, as well as the reliability physics of novel devices.

Project Tasks:

  • The student will measure and analyse random telegraph signal noise (RTN) on advanced 3-dimensional NAND test devices
  • The student will propose possible improvements of the measurement and analysis methodologies
  • The student will extract time constants of individual charging defects, relate these properties to the materials in the NAND stack, and investigate the trends with geometry of the devices.



 For more information, please contact Yusuke Higashi (yusuke.higashi@imec.be).

 

 



Type of project: Combination of internship and thesis, Internship, Thesis

Duration: >6 months

Required degree: Master of Engineering Science, Master of Science

Required background: Nanoscience & Nanotechnology, Materials Engineering, Physics

Supervising scientist(s): For further information or for application, please contact: Yusuke Higashi (Yusuke.Higashi@imec.be)

Only for self-supporting students.

Who we are
Accept analytics-cookies to view this content.
imec's cleanroom
Accept analytics-cookies to view this content.

Related jobs

Senior Process Engineer Lithography

As Senior Process Engineer Lithography you will define, execute, improve and coordinate lithography development in the area of CMORE (MEMS, actuators, sensors ...) and Core (Logic, Memory, Interconnect, 3D...).

Device Engineer (PlatEff)

Join imec’s Platform Efficiency Department PlatEff) as a Device Engineer, contributing to technology development and technology transfer activities for both Front End Of Line (FEOL) and Back End Of Line (BEOL) process. This role offers high visibility with focus on N28 node techn

FEOL R&D Integration Engineer (PlatEff)

Join imec’s Platform Efficiency Team (PlatEff) as a Front-End-of-Line (FEOL) Integration Engineer, contributing to both technology development and technology transfer activities. This role offers high visibility with focus on N28 node technology development and transfer.

BEOL Integration Engineer (PlatEff)

Join imec’s Platform Efficiency (PlatEff) department at imec's R&D headquarters located in the heart of Europe and help strengthen technology and modules across imec’s many programs. This opportunity is within the BEOL PlatEff team, which drives engineering innovation in 3D integ

PVD Process Team Leader

Are you ready to be a lead of a team of 9 process Engineers?

Silicon Photonics Technical Lead Integration Expert

Join the Silicon Photonics team at imec R&D headquarters located in the heart of Europe and help to debug and industrialise the next generation of integrated Silicon Photonics chips as the Technical Lead Integration and Industrialisation Expert.
Job opportunities

Send this job to your email