/Design and Characterization of ISFET-Based Test Chips for Neural Interfaces

Design and Characterization of ISFET-Based Test Chips for Neural Interfaces

Master internship, PhD internship - Leuven | More than two weeks ago

ISFET-based test chips for neural interfacing: design, testing, and validation

ISFET-based sensing systems for neural interfaces require stable operation in electrochemical environments. These devices transduce ionic signals into electrical readouts and must achieve high sensitivity, low noise, and long-term stability when interfaced with biological media.

However, environmental fluctuations and material effects can introduce drift, noise, and performance variability. Changes in temperature, electrolyte composition, surface chemistry, and device aging may degrade signal fidelity, making careful characterization and validation essential for neural sensing applications.

This internship focuses on the design, testing, and characterization of a custom ISFET-based test chip for neural interfaces. The student will contribute to the design of test structures and measurement setups, define testing protocols, and perform electrical and electrochemical characterization, including in-vitro experiments. Key metrics such as sensitivity, noise, drift, and long-term stability will be evaluated and linked to design choices and application requirements.

The internship provides hands-on experience spanning IC testing, FPGA-based systems, and bioelectronic sensing for neural interfaces.

Required skills:

  • Background in analog/mixed-signal circuits
  • Familiarity with IC design or laboratory measurement tools
  • Experience or interest in PCB design
  • Experience or interest in FPGA-based systems
  • Interest in bioelectronics and neural interfaces




Type of internship: Master internship, PhD internship

Duration: 6-12

Required educational background: Electrotechnics/Electrical Engineering

University promotor: Chris Van Hoof (KU Leuven)

Supervising scientist(s): For further information or for application, please contact Joan Aymerich (Joan.Aymerich@imec.be) and Jose Cisneros Fernandez (Jose.CisnerosFernandez@imec.be)

The reference code for this position is 2026-INT-037. Mention this reference code in your application.

Imec allowance will be provided for students studying at a non-Belgian university.


Applications should include the following information:

  • resume
  • motivation
  • current study

Incomplete applications will not be considered.
Who we are
Accept analytics-cookies to view this content.
imec's cleanroom
Accept analytics-cookies to view this content.

Explore our other vacancies

Development Engineer exploratory device processing

Advance next-generation technologies as a Development Engineer bridging device design and process integration in a world-class research environment.

Microfluidics Modeling Specialist

You are a highly motivated simulation engineer with a strong background in numerical modelling of fluidic systems in the field of microfluidics. This role focuses on advanced liquid cooling technologies, life science-related microfluidic systems, and multi-physics simulations.

Device and Technology Optimization Researcher

As a design-technology co-optimization (DTCO) researcher, you will explore and define the technology for advanced devices at the cell level through process- and layout-aware modeling and benchmarking.

R&D Engineer for thin film depositions

We are looking for an R&D Engineer with a solid background in thin-film vacuum deposition, with a deep understanding of processing techniques such as physical vapor deposition and atomic/molecular layer deposition.

Chiplet Architect

Chiplet Architect responsible for defining the architecture of next‑generation multi‑die and chiplet‑based systems. The role spans system partitioning, interconnect and coherency design, workload distribution, and electrical/packaging requirements, while also driving industry sta

FPGA Engineer & RTL Expert

FPGA Engineer & RTL Expert contributing to the design, implementation, and validation of FPGA‑based prototypes for next‑generation chiplet and multi‑die systems. The role focuses on RTL development, integration, and debugging on high‑end FPGA platforms, supporting architectural e
Job opportunities

Send this job to your email