CMOS: advanced and beyond
Discover why imec is the premier R&D center for advanced logic & memory devices.
Integrated photonics
Take a look at technologies for optical transceivers, sensors and more.
Health technologies
See how imec brings the power of chip technology to the world of healthcare.
Sensing and actuation
Explore imec’s CMOS- and photonics-based sensing and actuation systems.
Connectivity technology
Look into our reliable, high-performance, low-power network technologies.
More expertises
Discover all our expertises.
Research
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Manufacturing
Go from idea to scalable and reliable semiconductor manufacturing with IC-Link.
Venturing
We create and co-create new ventures, and we invest in and accelerate existing ventures.
Education and workforce development
Imec supports formal and on-the-job training for a range of careers in semiconductors.
NanoIC pilot line
Aligned with the EU Chips Act, access to the pilot line will accelerate beyond-2nm innovation.
Memory Behavior Analysis in Accelerator-Centric Computing Systems and Chiplet-based Architectures
Master internship - Leuven | Just now
Investigate how memory architecture influences performance, power consumption, and thermal behavior in accelerator-driven workloads.
Modern computing platforms increasingly rely on specialized accelerators to meet the performance and energy demands of artificial intelligence and data-intensive applications. While accelerator architectures continue to improve computational efficiency, overall system performance and power consumption are often determined by the behavior of the memory subsystem. Memory access patterns generated by accelerator workloads can significantly influence DRAM latency, bandwidth utilization, energy consumption, and thermal characteristics. As a result, understanding the interaction between accelerators and memory systems has become essential for architecture exploration and design optimization.
This internship aims to study memory behavior under realistic AI workloads. Integrating a DRAM simulator with an AI accelerator in a chiplet system, the work enables end-to-end analysis of accelerator-generated memory traffic and its impact on DRAM performance, command activity, power consumption, and thermal behavior. Beyond establishing the integration itself, the internship will investigate how workload characteristics, memory configurations, and DRAM technologies influence system efficiency, providing a foundation for future research on memory-aware accelerator and chiplet-based system design.
Type of internship: Master internship
Duration: 4 months
Required educational background: Electrotechnics/Electrical Engineering, Computer Science
Supervising scientist(s): For further information or for application, please contact Katayoon Basharkhah (Katayoon.Basharkhah@imec.be)
The reference code for this position is 2026-INT-294. Mention this reference code in your application.
Imec allowance will be provided.
Applications should include the following information:
- resume
- motivation
- current study
Incomplete applications will not be considered.