/Senior Digital FE Design Engineer (temporary assignment)

Senior Digital FE Design Engineer (temporary assignment)

Research & development - Leuven | Just now

As a Senior Digital Front-End Design Engineer, you will be responsible for all design tasks in the RTL-to-GDS flow, ensuring high-quality and efficient implementation of complex ASIC designs. You will work within a highly skilled Front-End (FE) team that provides design services to both internal IMEC research groups and external customers worldwide.

Senior Digital FE Design Engineer (temporary assignment)

As a Senior Digital Front-End Design Engineer, you will be responsible for all design tasks in the RTL-to-GDS flow, ensuring high-quality and efficient implementation of complex ASIC designs. You will work within a highly skilled Front-End (FE) team that provides design services to both internal IMEC research groups and external customers worldwide.

The assignment

  • Perform RTL synthesis and optimize for timing, area, and power. 
  • Execute DFT (Design-for-Test) insertion using industry-standard tools. 
  • Conduct Logical Equivalence Checking (LEC) to validate design integrity. 
  • Generate and validate ATPG (Automatic Test Pattern Generation) patterns. 
  • Improve test coverage through advanced methodologies. 
  • Run pre-layout and post-layout test pattern simulations to ensure robustness. 
  • Collaborate closely with physical design teams for seamless RTL-to-GDS integration. 
  • Utilize Cadence or Synopsys EDA tools for synthesis, DFT insertion, and ATPG. 
  • Apply Tessent (Siemens) tools for DFT insertion and ATPG in specific projects. 
  • Troubleshoot and resolve design issues across the front-end flow. 
  • Document design processes and contribute to continuous improvement initiatives. 
  • Engage with internal and external stakeholders to deliver high-quality design services.

Required knowledge and skills

  • 5+ years of experience in ASIC front-end design, including RTL-to-GDS flow. 
  • Proven expertise in synthesis, DFT, LEC, ATPG, and test coverage improvement. 
  • Hands-on experience with Cadence (preferred) (Genus, Modus, Conformal, Xcelium, etc.) and-or Synopsys toolsets (DC, FC, TestMAX, SpyGlass, etc.). 
  • Familiarity with Tessent tools for DFT and ATPG. 
  • Solid understanding of digital design principles, timing closure, and test strategies. 
  • Proficiency in Verilog or SystemVerilog and scripting languages (Tcl, Python, etc.). 
  • Strong problem-solving skills and ability to work in cross-functional teams. 
  • Excellent communication skills and attention to detail. 
  • A degree in Electrical Engineering, Computer Engineering, or related field (Master’s preferred).

What we offer

We offer you an exciting temporary assignment in which you will be part of a community that makes the impossible possible. Together, we shape the technology that will define the society of tomorrow.
  • Duration of the assignment, 6 months, with extension if applicable
  • Desired start date: 16/03/2026
  • Work regime: full time  

Location

We provide the flexibility to work both from our office premises and remotely from home. This to maintain a healthy work-life balance while being an integral part of our team. But an onsite presence of 3 days a week is required. It's not possible to work 100% remote. 

---

*Agencies can only present candidates if explicitly invited by flexforce to our agency portal. Only candidates presented via the agency portal are linked to an agency in our system. Please don't upload candidates via the regular "apply" button as they will not be allocated to your agency in our system and we will not be able to follow up.

Who we are
Accept analytics-cookies to view this content.
imec's cleanroom
Accept analytics-cookies to view this content.

Send this job to your email