/Simulation accuracy analysis and design improvements for system-level AI hardware accelerators (NNFC internship only)

Simulation accuracy analysis and design improvements for system-level AI hardware accelerators (NNFC internship only)

Master projects/internships - Leuven | More than two weeks ago

Improve the accuracy of the state-of-the-art AI architectural simulation frameworks via correlation to real platforms.

The growing integration of AI services demands significant improvements in the energy efficiency and performance of AI accelerators. To achieve these goals, the AI architectural simulation frameworks play a critical role in enabling the design and optimization of next-generation accelerators.

A state-of-the-art simulation framework must accurately predict architectural behavior and memory subsystem interactions while providing reliable performance estimates. These capabilities are essential for guiding design decisions and ensuring that accelerators meet stringent performance targets. However, existing simulators exhibit limited validation against diverse real hardware platforms under the emerging AI workloads. This lack of correlation introduces uncertainty and limits confidence in simulation results, making design space exploration for future accelerators both complex and time-consuming.

Closing this gap requires a systematic approach to benchmarking, validation, and enhancement of simulation tools. By improving accuracy and fidelity, the simulation ecosystem can become a powerful enabler for innovation in AI hardware design.

As part of this internship, you will:

  • Correlate the performance of the target AI accelerator simulator with real platforms when running existing AI workloads.
  • Implement and integrate emerging AI inference and training workloads into the simulator.
  • Investigate inaccuracies in the simulator at both the architecture and memory subsystem levels.
  • Summarize the identified inaccuracies across various AI workloads.
  • Propose simulator design improvements to increase the accuracy of the performance estimates.
  • Design and develop an automated design exploration engine for the simulator.

Ideal candidate profile:

  • MSc student in Computer Science, Electrical Engineering, or a related program.
  • Strong understanding of computer hardware architecture, memory systems, and AI accelerators.
  • Familiarity with neural network architectures, especially LLMs, and knowledge of emerging paradigms such as multi-agent systems.
  • Proficiency in C/C++ and Python programming languages.
  • Experience with performance analysis tools or simulation frameworks is a plus.
  • Self-starter with the ability to work independently and think critically.
  • Available for a 1-year internship and eligible to work in Belgium.
  • Strong written and verbal English communication skills.

Master's degree: Master of Science, Master of Engineering Technology, Master of Engineering Science

Required educational background: Computer Science, Electrotechnics/Electrical Engineering

Duration: 12 months (NNFC internship only)

For more information or application, please contact the supervising scientists Tommaso Marinelli (tommaso.marinelli@imec.be), Lev Mukhanov (Lev.Mukhanov@imec-int.com) and Konstantinos Tovletoglou (konstantinos.tovletoglou@imec.be).

 

Who we are
Accept analytics-cookies to view this content.
imec's cleanroom
Accept analytics-cookies to view this content.

Explore our other vacancies

Development Engineer exploratory device processing

Advance next-generation technologies as a Development Engineer bridging device design and process integration in a world-class research environment.

Microfluidics Modeling Specialist

You are a highly motivated simulation engineer with a strong background in numerical modelling of fluidic systems in the field of microfluidics. This role focuses on advanced liquid cooling technologies, life science-related microfluidic systems, and multi-physics simulations.

Device and Technology Optimization Researcher

As a design-technology co-optimization (DTCO) researcher, you will explore and define the technology for advanced devices at the cell level through process- and layout-aware modeling and benchmarking.

R&D Engineer for thin film depositions

We are looking for an R&D Engineer with a solid background in thin-film vacuum deposition, with a deep understanding of processing techniques such as physical vapor deposition and atomic/molecular layer deposition.

Chiplet Architect

Chiplet Architect responsible for defining the architecture of next‑generation multi‑die and chiplet‑based systems. The role spans system partitioning, interconnect and coherency design, workload distribution, and electrical/packaging requirements, while also driving industry sta

FPGA Engineer & RTL Expert

FPGA Engineer & RTL Expert contributing to the design, implementation, and validation of FPGA‑based prototypes for next‑generation chiplet and multi‑die systems. The role focuses on RTL development, integration, and debugging on high‑end FPGA platforms, supporting architectural e
Job opportunities

Send this job to your email