/Study of Dep/Etch Cycling Process for High Aspect Ratio Etch

Study of Dep/Etch Cycling Process for High Aspect Ratio Etch

Master projects/internships - Leuven | Just now

HAR etch for CFET applications 

Idea is to etch HAR structures (~1:20) (very rough overview) meeting criteria as below

  • Vertical Profile
  • Selectivity to Gate Protective layer(s)
  • Critical Dimension (CD) requirement
  • Uniformity within Wafer and Pitch
     

Type of Project: Internship

Master's degree:  Master of Science; Master of Engineering Technology

Master program:  Nanoscience & Nanotechnology; Electrotechnics/Electrical Engineering; Chemistry/Chemical Engineering; Physics

Supervisor: Stefan De Gendt (Chemistry, Nano)

For more information or application, please contact the supervising scientist Subhobroto Choudhury (subhobroto.choudhury@imec.be).

Who we are
Accept marketing-cookies to view this content.
imec's cleanroom
Accept marketing-cookies to view this content.

Send this job to your email