/MEMORY Design to Tape-Out Expert

MEMORY Design to Tape-Out Expert

Research & development - Leuven | More than two weeks ago

Memory array, Memory process, Design flow, Mask design, Tape-out, ATE test, Parametric Test

MEMORY Design to Tape-Out Expert 

What you will do

Over the last years, imec has been steadily increasing the maturity of multiple memory technologies (RRAM, MRAM, Flash, FeRAM, DRAM, ...) at single-device level. The current challenge is to further scale-up these technologies to higher Technology Readiness Levels (TRL), which also requires designing and integrating standalone memory arrays and macro aimed at limited volume production (LVM). In this context, we are looking for a technically skilled and cross-functionally aware professional to oversee the development of advanced Test Sites with memory ASICs bridging design, manufacturing, and test.  

As a Memory Design to Tape-Out Expert, you will lead, define and coordinate complex design flows aiming at enabling test-vehicles allowing technology demonstration at high TRL level. You are a technically driven leader, and you’ll bring a solid understanding of modern digital/analog memory semiconductor design flows, commercial foundry processes, and mask design process. You have a broad knowledge of both complex (ASIC) designs and simpler process control test keys. You will not directly implement designs but will coordinate multiple stakeholders in the flow, having different fields of expertise (integration, device, test, design and mask preparation). You will face unique challenges in enabling innovative memory technology on established foundry processes. You are able to do so by leveraging your knowledge of CAD environments (schematic, layout, synthesis, verification, automation), mask fabrication process (data preparation, OPC), and test (ATE test, TEG/Test Keys definition). This role is ideal for someone who thrives at the intersection of technical depth and cross-functional collaboration. 

As a Memory Design to Tape-Out Expert: 

  • Lead complex design flows, acting as project manager for all aspects, including sizing required resources, establishing detailed project plans and coordinating experts of various fields up to tape-out and documentation 
  • Act as the imec representative interacting with external stakeholders (foundries, semiconductor companies, collaborating partners) 
  • Report project status and plans to imec program management and external customers 
  • Innovate the internal Design to Tape Out flow aiming at reducing the total delivery time. Discuss with the internal stakeholder all possible solutions to reduce the possibility of errors, increase reusability & standardization. 

What we do for you

We offer you the opportunity to join one of the world’s premier research centers in nanotechnology at its headquarters in Leuven, Belgium. With your talent, passion and expertise, you’ll become part of a team that makes the impossible possible. Together, we shape the technology that will determine the society of tomorrow.

We are committed to being an inclusive employer and proud of our open, multicultural, and informal working environment with ample possibilities to take initiative and show responsibility. We commit to supporting and guiding you in this process; not only with words but also with tangible actions. Through imec.academy, 'our corporate university', we actively invest in your development to further your technical and personal growth. 

We are aware that your valuable contribution makes imec a top player in its field. Your energy and commitment are therefore appreciated by means of a market appropriate salary with many fringe benefits. 

Who you are

  • You are truly passionate and excited by memory technologies, by their development path towards products and by the associated societal impact.   
  • You have 10+ years’ experience in semiconductor technology, preferably in memory technology and in industry.  
  • You have demonstrated your technical skills in multiple fields, covering integration, device, design and test. You grasp the specific language and technicalities of each of these fields 
  • Your convincing communication style, your inspiring enthusiasm and your strong drive for results will help to create a collaborative environment that fosters knowledge, innovation and customer satisfaction. 

 

IMEC and its affiliates will not accept unsolicited resumes from any source other than directly from a candidate. IMEC will consider unsolicited referrals and/or resumes submitted by vendors such as search firms, staffing agencies, professional recruiters, fee-based referral services and recruiting agencies (hereafter “Agency”) to have been referred by the Agency free of charge. IMEC will not pay a fee to any Agency that does not have a prior written agreement with IMEC, validated by its HR department, in place regarding a specific job opening and allowing to submit resumes.

Who we are
Accept analytics-cookies to view this content.
imec's cleanroom
Accept analytics-cookies to view this content.

Related jobs

Device and Technology Optimization Researcher

As a design-technology co-optimization (DTCO) researcher, you will explore and define the technology for advanced devices at the cell level through process- and layout-aware modeling and benchmarking.

Researcher Advanced Contacts

This is a key role for sustaining and expanding thin film deposition capabilities, ensuring high-quality delivery to internal programmes and external partners while strengthening expertise in deposition chemistry, materials understanding, and process control in the frame of scale

Morphological investigation of Josephson junctions for superconducting technologies

This project investigates the nanoscale morphology of α‑Si Josephson‑junction barriers to elucidate how deposition‑induced structural variations govern electrical variability, thereby advancing the material and process understanding essential for scaling next‑generation high‑perf

From Chemistry to Chips: Hands-on Work with Advanced Etching Reactors

Kickstart Your Career in Semiconductor Processing: Work with a State-of-the-Art Etching Reactor

DFT-NEGF transport of topological/superconducting nanoscale qubits

Explore unchartered frontiers of Physics and new computing paradigms with a brand-new class of materials and devices featuring intriguing new quantum states of matters, while learning to use and define state-of-the-art quantum transport atomistic tools and methods.

Current in plane tunneling benchamarking of superconducting Josephson junctions

This project explores how CIPT‑measured barrier properties in NbTiN/α‑Si/NbTiN Josephson junctions relate to the electrical behavior of finished devices, helping pinpoint which fabrication steps drive variability and ultimately supporting the development of faster, more scalable
Job opportunities

Send this job to your email